



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,836	12/30/2003	Sang-Hee Kang	51876P559	9426
8791	7590	01/13/2005	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN				LE, THONG QUOC
12400 WILSHIRE BOULEVARD				ART UNIT
SEVENTH FLOOR				PAPER NUMBER
LOS ANGELES, CA 90025-1030				2818

DATE MAILED: 01/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/749,836	KANG, SANG-HEE
	Examiner Thong Q. Le	Art Unit 2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on \_\_\_\_.
- 2a) This action is **FINAL**.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_ is/are allowed.
- 6) Claim(s) 1-3 is/are rejected.
- 7) Claim(s) 4-18 is/are objected to.
- 8) Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_

**DETAILED ACTION**

1. Claims 1-18 are presented for examination.

***Information Disclosure Statement***

2. This office acknowledges receipt of the following items from the Applicant:  
Information Disclosure Statement (IDS) filed on 12/30/2003.
3. Information disclosed and list on PTO 1449 was considered.

***Priority***

4. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

***Specification***

5. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

***Drawings***

6. Regarding Figures 2-9, should be changed "PAIOR ART" to --PRIOR ART--.

***Claim Rejections - 35 USC § 102***

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

8. Claims 1-3 are rejected under 35 U.S.C. 102(a) as being anticipated by Applicant Admitted Prior Art (AAPA).

Regarding claim 1, AAPA discloses a semiconductor device comparing an input address with a stored repair address, comprising:

a signal controller for generating control signals (50) ;

an address latch unit (40) in response to the control signals for latching the input address;

N number of M-bit address comparators (10), each comparing the input address with the stored repair address;

a comparator delay modeling block (Figure 9) delaying the control signal a predetermined time; and

a repair circuit controller (60) in response to the delayed control signal output from the comparator delay modeling block for generating one of repair address enable signal and a normal address enable signal based on a comparison result of an address comparator.

Regarding claims 2-3, AAPA discloses a comparator initialization unit (Figure 1,10) for generating an enable signal enable initialize an number of N number of M-bit address comparators, and wherein each of the M-bit address comparators includes a fuse enabling means (Figure 2, 11\_1) for outputting a fuse enabling signal and receiving the fuse enabling signal in response to whether an enabling fuse included in the fuse

enabling means blown out or not; plurality of unit repair address comparing means (11\_2) for respectively comparing each bit of the input address which latched the address latching means with each the stored repair address which stored repair address comparing means; signal combination means (Figure 2, 12) for signal address outputting the repair response to results of the plurality of unit repair comparing means, wherein the signal combination means enabled by the fuse enabling signal.

#### ***Allowable Subject Matter***

9. Claims 4-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. Claims 4-18 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Applicant Admitted Prior Art (AAPA), and Hiraki et al. (U.S. Patent No. 6,449,197), Nakahara et al. (U.S. Patent No. 6,496,431), and others, does not teach the claimed invention having a fuse enabling means includes a first transmission gate for outputting the enabling signal as the fuse enabling signal by turning on when the enable fuse is blown out; and a second transmission gate for outputting the supplied signal between the enable fuse and the second MOS transistor as the fuse enabling signal by turning on when the enable fuse not blown out, wherein the first and the second transmission gates are controlled by output signals from the first and the second inverters.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thong Q. Le  
Primary Examiner  
Art Unit 2818

**THONG LE**  
**PRIMARY EXAMINER**